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We present characterization of a lock-in amplifier based on a field programmable gate array capable
of demodulation at up to 50MHz. The system exhibits 90nV/
√
Hz of input noise at an optimum
demodulation frequency of 500kHz. The passband has a full-width half-maximum of 2.6kHz for
modulation frequencies above 100 kHz. Our code is open source and operates on a commercially
available platform.
I. INTRODUCTION
The lock-in amplifier (LIA) is an invaluable tool in scien-
tific instrumentation1, allowing the extraction of weak signals
from noisy backgrounds, even where the amplitude of the
noise is much greater than the signal2. First described in
1941, early LIAs were based on heaters, thermocouples and
transformers3. More modern LIAs have been fully digital4–7
or implemented on field programmable gate array (FPGA)
devices8–14, which are able to exceed the performance of their
analog counterparts15. However, the cost of modern LIAsmay
prove prohibitive, particularly in cases where large numbers of
input channels are required. By employing Red Pitaya hard-
ware, we are able to define an open-source LIA solutionwhich
is comparable with considerably more costly approaches.
Characterized by wide dynamic range and the ability
to extract signal from noisy environments16, LIAs are phase
sensitive detectors17 due to their operating principles. A
reference signal in the form of a sinusoidal wave is generated
either internally by the LIA itself, along with a cosinusoidal
wave, or externally by some other source which can also be
manipulated to form a cosinusoidal reference. This reference
is multiplied by the input signal18 which carries the desired
data modulated at the reference frequency19. A low pass
filter is then used before outputting the signal. In this way
the LIA amplifies and outputs the component of the input
signal which is at the reference frequency, attenuating noise
at other frequencies20. Components out of phase with the
sine reference will also be attenuated, due to orthogonality
of the sine and cosine functions of equal frequency21, hence
the LIA is considered phase sensitive22. Components in
phase with the sine function will result in a non-zero value in
the X output, whilst those in phase with the cosine function
will produce a non-zero value in the Y output. X and Y can
be combined by R =
√
X2 + Y 2 to provide a magnitude
value23, while phase φ = arctan Y
X
.
FPGAs offer easily implementable micro-circuitry de-
sign via the use of hardware description language (HDL) such
as Verilog or VHDL. A broad range of applications can be re-
alized using these devices24 including LIAs without recourse
to detailed knowledge of micro-electronics25.
The Red Pitaya STEMlab 125-14 is a single board com-
puter (SBC) with an integrated FPGA in the form of a Xilinx
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Zynq 7010 SOC26, allowing for the implementation of repro-
grammable micro architecture which would otherwise neces-
sitate dedicated hardware. The reprogrammability27 of this
FPGA makes it applicable for the LIA functionality described
here and allows for further expansion and modification by end
users. Two DC coupled analog inputs are available in the form
of user selectable±1V or±20V, 125MS/s analog-to-digital
converters (ADCs - Linear Technologies LTC2145CUP-1428)
with 1MΩ/10pF input impedance/capacitance.
In this article, we detail an LIA which we have im-
plemented on the STEMlab’s FPGA chip, along with open
source29 operational and data transfer software developed
specifically for this application. We demonstrate that this de-
vice shares many capabilities with more expensive alterna-
tives such as a sweepable internal signal generator, single or
dual input/output modes, wave form control and the ability to
increase the number of available inputs and outputs by inter-
facing across multiple STEMlab units.
Comparison is made with the Zurich Instruments HF2LI
LIA, which is specified for operation up to 50 MHz demod-
ulation frequency30. Whilst an extensive software applica-
tion is provided with the HF2LI, the open source nature and
readily available software and hardware of the LIA presented
here allow for an attractive option where cost is a consider-
ation. Research into low-cost FPGA based LIAs has pro-
duced a number of alternatives25, including high resolution
designs operating at up to 6MHz demodulation31,32, and sim-
ulations have been presented for a high frequency LIA based
on the Red Pitaya STEMlab33. Typically, FPGA LIAs have
been developed with specific experimental objectives13,14,34.
The STEMlab is the basis for a range of related measurement
instrumentation from PyRPL, including an LIA35–37. A low
cost FPGA-based LIA has also been developed which oper-
ates at low demodulation frequency38, and FPGA-based LIAs
have been compared with analog devices in terms of signal
accuracy39. However, we believe that this article is the first
to characterize a high frequency, open source LIA. The open
source code may lead to a range of future uses in research,
education and industry.
II. METHODS
A. Hardware & Software
The FPGA system design and implementation was per-
formed using software provided by the manufacturer of the
FPGA, Xilinx. A simplified version of the design circuitry
2Figure 1. Simplified schematic of circuitry layout on Red Pitaya lock-in amplifier FPGA. Signals (solid green arrows) are
received at channel processing, where they are multiplied by a reference signal generated in the direct digital synthesis (DDS)
block, which takes time data (dashed brown arrows) from the timer and distributes it as a reference. After the multiplication,
data are passed through a single pole infinite impulse response (IIR) filter, currently limited to single order. Filtered data (solid
blue arrows) are then passed to the memory allocation block and subsequently to the digital to analogue converters (DACs) and
are converted to analog data (solid red arrows) and passed out to the user, or saved to the SBC RAM where they can be
accessed via Ethernet (dashed red arrow). The reference signal is extracted from the DACs in analog form (dashed blue arrow).
Operating parameters and modes are set by the user (dashed green arrows), via the command line interface (CLI) which
communicates with the mode control block on the FPGA.
block diagram can be seen in fig. 1. Signals received by the
ADCs are passed to processing blocks where they are multi-
plied by the reference signal (which is generated internally by
direct digital synthesis (DDS)) and filtered using a single pole
infinite impulse response (IIR) filter. The resulting output is
written to the SBC’s random access memory (RAM) via the
FPGA’s memory interface block. These data are written to
a ramdisk file also contained within the STEMlab’s RAM,
alleviating high read/write workloads which were observed
to cause critical failures of the SD card. The data are also
passed to the on-board digital-to-analog converters (DACs)
along with the reference signal which is used to modulate the
desired signal. This reference can be extracted via the DAC
output for external use.
Data retrieval from the STEMlab to a host computer can
be achieved via the DACs which are provided with SMA con-
nections for output to an oscilloscope. These DACs have 14-
bit resolution combined with 125 MS/s data rate. Non-offset,
digital amplification of up to two thousand times the raw out-
put is available. However, noise introduced by the DACs
makes the output undesirable in cases where small changes
in signal intensity are to be detected. Alternatively, data may
be transferred to a host PC via file transfer from the STEM-
lab’s RAM. This produces low noise data but can only be per-
formed on the entirety of the LIA’s allocated storage space of
approximately 65 megabytes (MB). Whilst this process may
last for tens of seconds, all data (X, Y, R and φ) for both out-
put channels is received simultaneously. Further limitations
include the inability to operate using an external lock-in refer-
ence, cross-talk which can occur between the two input chan-
nels and no facility for subtraction of channels (e.g. A-B).
Due to the programmable nature of the STEMlab, end users
are able to implement their own data transfer methods, which
may be shown to alleviate some or all of these limitations.
Whilst the FPGA is responsible for signal processing and
data transfer, parameter setting takes place on the STEMlab’s
Linux SBC. This device is packaged along with the FPGA
on the STEMlab board, allowing the user to operate the Red
Pitaya LIA (RePLIA) or any other custom FPGA application
entirely using the STEMlab itself. Parameter setting and sys-
tem control are performed using C and Python codes written
specifically for use with the LIA. These codes may be ac-
cessed via SSH or a terminal emulator, but in practice are
accessed via a Java-based graphical user interface (GUI) on
a client computer which allows the user to largely ignore the
STEMlab’s Linux element. This open-source GUI allows for
the setting of all available RePLIA parameters.
B. Characterization Methodology
Data were extracted from both LIAs via Ethernet connec-
tion. In the case of the RePLIA aboard the STEMlab, this
avoided noise from its DACs which were found to increase
noise by up to three orders of magnitude.
Noise for both LIAs during operation was measured at
various demodulation frequencies with no input signal present
and with a constant amplitude signal producedwith an Agilent
N5172B EXG vector signal generator. Similarly, noise was
measured whilst varying the time constant of the LIAs, with
the demodulation frequency fixed at the value determined to
be the least noisy by the previousmethod. As with input noise,
3these data are presented after a fast Fourier transform (FFT).
Passbands for each LIA at various demodulation frequen-
cies were obtained by applying a constant amplitude signal at
the specified demodulation frequency. This signal was then
combined with a sweep between a minimum and maximum
frequency passing through the demodulation frequency, with
a 10 s sweep time.
Zurich Instruments HF2LI
The HF2LI provides a built in input noise measurement
protocol. The experimental conditions detailed in the HF2LI
user notes were replicated30 and the input noise measured.
Noise was collected whilst inputs were terminated for periods
of 1, 10 and 100 seconds. This noise was then subjected to a
FFT and the noise level assessed and compared with the man-
ufacturer’s stated input noise level of 5 nV/
√
Hz at 1MHz
demodulation for output frequencies greater than 10 kHz40.
Red Pitaya Lock-In Amplifier
Optimal operational parameters were deduced by examin-
ing the output of the RePLIA at varying demodulation fre-
quencies and time constants. The optima chosen were those
which resulted in the lowest output noise level. This behaviour
was examined both with an applied signal and with terminated
inputs. The RePLIA maintains capability over a wide range
of demodulation frequencies (10 kHz− 50MHz) which were
also characterized, but figures are quoted with respect to opti-
mal parameters unless otherwise stated.
III. RESULTS
Figure 2 shows input noise spectral density for both LIAs
at 1 second, 10 second and 100 second collection periods. In-
creasing collection time t was expected to produce a
√
t de-
crease in noise. Both LIAs remained within close agreement
of this prediction after a 100 seconds collection time (fig. 2c).
noise levels were obtained by taking an average of base-lined
data from each LIA at the relevant collection time. In fig-
ure 2a, the data for 1 second of collection time has been zero
padded, adding 4 seconds worth of zeros, to reduce the width
of the frequency bins. These averages produce figures of 89,
21 and 6 nV for the RePLIA for collection times of 1, 10 and
100 seconds respectively, corresponding to sensitivities of 89,
66 and 60nV/
√
Hz. When the RePLIA was operated using
the conditions stipulated for measurement of the HF2LI input
noise, the noise levels are 131, 133 and 130 nV/
√
Hz. This
shows that the optimal operating parameters for the HF2LI
differ from those appropriate to the RePLIA. It should be
noted that the manufacturer specified sampling rate for the
HF2LI limits the span of the FFT output to 120Hz. Frequen-
cies beyond this limit can be found in the HF2LI’s user manual
in scetion 8.4 page 66530. A wider output frequency plot can
be found in the appendix (figure 13).
The noise spectrum for the HF2LI (fig. 2b) shows greater
noise below 80Hz and lower noise at higher output frequen-
cies. By contrast, the RePLIA shows a higher level of noise
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Figure 2. Noise spectral density from a) RePLIA at 500kHz
demodulation with a 1ms time constant (with 1 s data zero
padded) and b) HF2LI at 1MHz demodulation and 700 µs
time constant, at 1 second, 10 seconds and 100 seconds
collection time (output data is R for both channels). c) noise
level decays with increased collection time, close to the
predicted
√
t relationship (top trace) calculated based on
noise measured after 1 second of collection. The lower trace
indicates theoretical values back calculated from the 100
seconds data point.
which is largely steady up to 120 Hz (fig. 2a) output fre-
quency.
Figure 3 shows FFTs of the RePLIA output collected for
100 s at a range of demodulation frequencies, with time con-
stants optimized for the relevant demodulation period (see ap-
pendix). There is a marked difference in noise at demodula-
tion frequencies below 100kHz, though above this threshold
noise is roughly constant.
Output from the RePLIA digital-to-analogue converters
(DACs) was also produced (see appendix), showing a con-
stant noise level at frequencies below 100 kHz. Though this
noise level is several orders of magnitude greater than that
incurred in data extracted via the Ethernet connection, this
may be an acceptable trade off in certain cases. This con-
sistency suggests that noise inherent to the DACs is the limit-
ing factor when obtaining data using this method, though this
noise can be reduced as described in reference 28. Signal-
to-noise as measured at the DACs increases with an increase
in the DAC multipliers, plateauing towards saturation of the
RePLIA’s outputs (see fig. 7 in the appendices).
4Figure 3. FFTs of terminated input data, extracted via file
transfer, at various RePLIA demodulation frequencies with
100 s collection time. Two distinct noise regimes seem to
exist, with demodulation frequencies above 100kHz
producing significantly lower noise. Time constants were
varied dependent on demodulation frequency (see appendix).
Note that low frequency and high intensity data have been
cropped for visual clarity.
Figures 4a and 4b show the shape of LIA passbands
when modulating at varying frequencies with time constants
optimized for each frequency. The HF2LI demonstrates a
narrower passband with less transmission at unwanted fre-
quencies. These passbands are shown to be approximately
Lorentzian in line shape with full-width half-maxima of
2.6 kHz for demodulation frequencies above 100 kHz (see ap-
pendix), and they begin to reduce in intensity above 30MHz
demodulation with the HF2LI, whereas the output is consis-
tent up to 50MHz demodulation with the RePLIA. Figure
5c shows the normalised output at megahertz demodulation
frequencies for both LIAs. The half power point is indi-
cated (Vmax√
2
) (where Vmax is the peak voltage output), which
for the RePLIA is encountered at a demodulation frequency
of around 60 MHz, which is close to half of the device’s
125MHz sample rate, as can be expected from the Nyquist
sampling theorem41.
Linearity of the output relative to the input is demon-
strated in figure 5a. Input voltages were varied and the re-
sultant DAC output voltage measured for both the ±1V and
±20V input ranges. Linearity is observed over±700mV and
±1100mV respectively. Outside these regions the STEM-
lab’s input, having only 14 bits, introduces significant non-
linearities, as does improper impedance matching of the
RePLIA’s inputs.
IV. CONCLUSIONS
The RePLIA performs lock-in amplification at frequencies
up to 50MHz, with an input noise level of 90 nV/
√
Hz.
The respective figures from the Zurich Instruments HF2LI
(50MHz demodulation with 5 nV/
√
Hz input noise) show
that the FPGA LIA detailed in this article is an open source
alternative.
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Figure 4. Output of frequency sweep for MHz demodulation
frequencies for the a) RePLIA and b) HF2LI. c) Maximum
output voltage of the RePLIA plotted against demodulation
frequency, showing the half power point. Note that the
RePLIA has a sampling rate of 125 MHz.
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Figure 5. Demodulated RePLIA output against input voltage,
operating at 500kHz demodulation for a ±1V input range.
Solid red line is a linear fit of the 0 to 0.7V linear region.
SUPPLEMENTARY MATERIAL
An online appendix presented alongside this article pro-
vides operational parameters and methodology pertaining to
both the RePLIA and HF2LI. Also contained within this mate-
rial are further data regarding measurements of DAC noise at
varying demodulation frequency and amplification levels, as
well as output line shape and lock-in time constant behaviour.
ACKNOWLEDGEMENTS
We thank Ben Breeze and Matt Dale for assistance and ad-
vice. This research was funded by Bruker Biospin and the
Engineering & Physical Sciences Research Council (EPSRC)
via grant EP/L015315/1, and G. W. Morley is supported by
the Royal Society. The data for this report is open access and
5HF2LI Input Noise Settings
Setting Parameter Value
Signal Input Range 10mV
AC On
Diff Off
50Ω On
Demodulator Low-pass
filter
Bandwidth 3dB 100Hz
Order 4
Oscillator Frequency 1MHz
Signal Output Switch Off
Table I. Experimental parameters used for the measurement
of HF2LI input noise, as detailed in manufacturers
instructions.
is available on the University of Warwick Publication Service
& WRAP at http://wrap.warwick.ac.uk/124332/.
Appendix A: Operational Notes
The RePLIA was operated in dual channel input mode with
the output producing amplitude data. These data were col-
lected at a rate of 20 kSamples/sec. It is important to note
that in setting a sample rate, the actual rate per sample will
be 1/8 of that set, as the set rate includes one sample per out-
put channel per time increment (2 input channels comprising
R, X, Y and φ for each input channel). This sample rate is
dependent both on the system being measured and the hard-
ware over which data are transmitted, but can be set by the
user to any rate within the sample rate range of the STEMlab,
although this sample rate may ultimately effect the accuracy
of resultant signals. When obtaining data via the DAC out-
puts, collection has been performed by a Pico Technology Pi-
coscope 4424 digital oscilloscope. The Picoscope and DAC
outputs were also used when determining time constants for
the RePLIA. Data extracted via the RePLIA’s Ethernet port
were converted to millivolt values by dividing the actual nu-
merical value by 2.1 · 106, a conversion factor which was de-
termined by comparing Ethernet values with corresponding
values produced at the DACs with no DAC multiplication ap-
plied.
The Zurich Instruments HF2LI was operated according
to the instructions laid out in section 3.5 of the HF2 User
Manual30, using the parameters in Table I.
The time constants detailed in Table II were used for
measurements made with the RePLIA. For frequencies in
between those listed, the time constant corresponding to the
lower frequency was used. Minimum time constants τmin
have been determined by τmin = 10/fmod where fmod is
the demodulation frequency. This ensures that for a given
time constant, ten modulation periods or more elapse during
the time constant. The actual time constants used were
chosen based on the lineshape of passbands as seen in figure
5a in the main text. Time constants were made as large as
possible without distortion of the Lorentzian lineshape of
these passbands.
Time Constants (τ )
Fmod(MHz) τmin(ms) τ (ms)
0.001 10 100
0.01 1 100
0.1 0.1 10
0.5 2 · 10−2 1
1 1 · 10−2 1
10 1 · 10−3 1
100 1 · 10−4 0.1
Table II. Time constants τ for RePLIA at various
demodulation frequencies. The central column contains the
minimum usable time constant and the right hand column
details the actual time constants used which were determined
by ensuring a near-Lorentzian passband at the relevant
demodulation frequency. Note that this table is not
exhaustive and longer/shorter time constants may be used.
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Figure 6. a) FFT of 10 kHz demodulation data taken from the
RePLIA’s DAC outputs, demonstrating significantly greater
noise than data taken from Ethernet output. b) Output signal
to noise from the DAC outputs improves dramatically with
demodulation frequency throughout lower frequency ranges
due to increased signal.
Figure 6a shows an FFT of terminated input data at 10 kHz.
These data were extracted from the digital-to-analogue con-
verters (DACs), with the noise level indicating that the DACs
themselves are the most significant source of noise. Contrast-
ing this with Figure 3, where we see that without DAC noise,
varying demodulation frequency causes a distinct change to
noise levels. Figure 7b demonstrates an increase in output
signal to noise with increasing demodulation frequency.
Figure 7a shows the effect on an FFT whilst varying the
DAC amplification multiplier, with the extremes in this range
shown in figure 7b. There is no large difference in noise level
even between the. Though figure 7c shows that an increase in
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Figure 7. FFTs of RePLIA input noise at varying DAC
multiplier settings (a) with extremes only plotted for clarity
(b). c) The signal to noise ratio at the RePLIA’s
digital-to-analogue outputs increases with larger DAC
multiplier. However, even small signals can lead to saturation
of these outputs. Data obtained at 500 kHz demodulation
frequency and a 10ms time constant.
DAC multiplier does improve the signal-to-noise ration, care
should be taken not to saturate the STEMlab’s 1V maximum
output.
Figure 8 demonstrates the effect of the time constant on
the shape of the passband for a given demodulaton frequency,
with 500kHz used as an example. Excessively long time
constants produce a narrower passband at the expense of line
shape; fringes appear at output frequencies close to but greater
than the demodulation frequency, leading to the distortion of
output signals. Shorter time constants produce a more con-
sistent lineshape at the cost of passband linewidth. Further to
this, extremely short time constants (below those detailed in
table II) are unable to detect changes on timescales appropri-
ate to the demodulation frequency. In terms of software, the
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Figure 8. The effect of the time constant setting on the
resulting passband. An 80kHz sweep over 10 seconds
through the demodulation frequency of 500kHz at varying
time constants results in distortion of the passband. Longer
time constants result in fringes in the unwanted frequency
regions and shorter time constants result in excessive
acceptance of unwanted frequencies. For 500 kHz, a time
constant of 1ms was chosen as a suitable compromise. The
small section of the sweep output shown above shows only
the part of the passband affected by the time constant.
time constant can be set to any value above 9 · 10−6 s. How-
ever, appropriate setting of the time constant is necessary to
ensure the correct representation of output signals, and an un-
derstanding of the physical nature of systems being measured
is also necessary for accurate results.
Figure 9 shows FFTs of low demodulation frequency
data at varying collection times. Certain frequency elements
are evident throughout, which are not evident at higher de-
modulation frequencies. These components are visible in data
extracted both via the DACs and via the STEMlab’s Ethernet
port.
Figure 10 shows the effect of time constant on noise.
Though noise decreases with longer time constants, signal dis-
tortions as seen in figure 8 limit the choice of time constant
used.
Figure 11 shows the measured 10MHz passband of both
the RePLIA and HF2LI along with a Lorentzian fit of the data,
demonstrating a rough conformation with such a line shape.
This data gives a full-width half-maximum of 2.6 kHz for the
RePLIA and 2 kHz for the HF2LI. Figures 8 and 9 both con-
tain artifacts arising from the single order filter. Increasing
the order of the filter may reduce the prominence of these fea-
tures, although experiments with the HF2LI suggest that such
benefits may be marginal.
Higher noise at lower frequencies, as seen in figure 3, is
consistent with flicker noise of the input stage, as demon-
strated in figure 12, in that it is of the form of 1/f .
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Figure 9. Low Frequency (1-10 kHz) FFTs of RePLIA input
noise from a) 1 second, b) 10 seconds and c) 100 seconds of
DAC data. Frequency-specific spikes are common at low
demodulation frequency.
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Figure 11. a) RePLIA and b) HF2LI 10MHz passbands with
Lorentzian fits with 2.6 kHz and 2 kHz linewidths
respectively. Note that the x-axes cover different ranges for
these data.
Appendix B: Hardware & Software Notes
Largely, the RePLIA is limited by factors introduced by
the STEMlab’s hardware and software. The maximum sam-
ple rate of the demodulated signal corresponds to the output
sample rate of the STEMlab (125Ms/s) when using the DAC
outputs. However, this sampling rate is limited instead by the
network connection when when extracting data via the Ether-
net adapter.
Mathematical operations such as Aout = Ain − Bin have
not been implemented at the current time, although this is
entirely plausible by adding such functionality within the
FPGA code.
Power consumption for the RePLIA is 4W when idle
and <6W during lock in operation.
Cross-talk between input channels results in a signal 0.3% of
the input signal amplitude reflected in the secondary input.
Output voltage range is limited by the board to ±1V.
Figure 13 represents the same data as figure 2 in the main
text, but as plain FFTs of noise data as opposed to noise
spectral density.
The RePLIA has been used for magnetometry using an
ensemble of nitrogen vacancy centers in diamond. We
intend to apply this technique to magnetocardiography,
where it would be preferable to use approximately two
hundred sensors, requiring one hundred dual channel lock-in
amplifiers42.
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